



General Description

The SG3525 pulse width modulator control circuit offers improved performance and lower external parts count when Implemented for controlling all typeSs of switching power supplies. The on-chip +5.1 V reference is trimmed to $\pm 1\%$ and the error amplifier has an input common-mode voltage range that includes the reference voltage, thus eliminating the need for external divider resistors. A sync input to the oscillator enables multiple units to be slaved or a single unit to be synchronized to an external system clock. A wide range of deadtime can be programmed by a single resistor connected between the CT and Discharge pins. This device also features built-in soft-start circuitry, requiring only an external timing capacitor. A shutdown pin controls both the soft-start circuitry and the output stages, providing instantaneous turnoff through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. The under voltage lockout inhibits the outputs and the changing of the soft-start capacitor when V CC is below nominal. The output stages are totem—pole design capable of sinking and sourcing in excess of 200 mA. The output stage of the SG3525 features NOR logic resulting in a low output for an off-state.

DIP-16



SOP-16



FEATURES


- ➤ 8.0 V to 35 V Operation
- > 5.1 V ± 1.0% Trimmed Reference
- ➤ 100 Hz to 400 kHz Oscillator Range
- > Separate Oscillator Sync Pin
- Adjustable Deadtime Control
- ➤ Input Undervoltage Lockout
- ➤ Latching PWM to Prevent Multiple Pulses
- Pulse-by-Pulse Shutdown
- ➤ Dual Source/Sink Outputs: ±400 mA Peak

ORDERING INFORMATION

DEVICE	Package Type	MARKING	Packing	Packing QTY
SG3525N	DIP16	SG3525	TUBE	1000/box
SG3525M/TR	SOP16	SG3525	REEL	2500/reel



PIN CONNECTIONS



To Internal Circuitry Reference Regulator Under-Voltage OutputA Ground O Lockout 0 11 OSCOutput 04 Sync 03 RT O Osdllator Output B Discharge O R - PWM SG3525 Output Stage Compensation O Latch INV.Input 0 Noniny. Input O Shutdown O

Figure 1. Representative Block Diagram



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	+40	Vdc
Collector Supply Voltage	Vc	+40	Vdc
Logic Inputs		-0.3 to +5.5	V
Analog Inputs		-0.3 to VCC	V
Output Current, Source or Sink	lo	±500	mA
Reference Output Current	Iref	50	mA
Oscillator Charging Current		5.0	mA
Power Dissipation TA = +25oC (Note 1) TC = +25oC (Note 2)	Pb	1000 2000	mW
Thermal Resistance, Junction-to-Air	Reja	100	oC/W
Thermal Resistance, Junction-to-Case	Rejic	60	oC/W
Operating Junction Temperature	TJ	+150	оС
Storage Temperature Range	Tstg	−55 to +125	оС
Lead Temperature (Soldering, 10 seconds)	TSolder	+300	оС

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not

- implied, damage may occur and reliability may be affected.

 Derate at 10 mW/oC for ambient temperatures above +50oC.

 Derate at 16 mW/oC for case temperatures above +25oC.

RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Max	Unit
Supply Voltage	Vcc	8.0	35	Vdc
Collector Supply Voltage	Vc	4.5	35	Vdc
Output Sink/Source Current (Steady State) (Peak)	lo	0 0	±100 ±400	mA
Reference Load Current	Iref	0	20	mA
Oscillator Frequency Range	fosc	0.1	400	kHz
Oscillator Timing Resistor	RT	2.0	150	kΩ
Oscillator Timing Capacitor	Ст	0.001	0.2	uF
Deadtime Resistor Range	RD	0	500	Ω
Operating Ambient Temperature Range	TA	0	+70	оС

MAXIMUM RATINGS

Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of 100 uA to turnoff the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions: the PWM latch is immediately set providing the fastest turn-off signal to the outputs; and a 150 uA current sink begins to discharge the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.

Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.



ELECTRICAL CHARACTERISTICS (Vcc = +20 Vdc, TA = Tlow to Thigh[Note 3], unless other	CIUAL UNARAUIERISIIUS	$(VCC = \pm 20 \text{ Vac},$	IA	- I low to) Thigh LNOTE	3],	uniess	otnerwise	notea.)
--	-----------------------	------------------------------	----	------------	---------------	-------------	--------	-----------	----------

Characteristics	Symbol	Min	Тур	Max	Unit
REFERENCE SECTION					
Reference Output Voltage (TJ = +25oC)	Vref	5.00	5.10	5.20	Vdc
Line Regulation (+8.0 V ≤ Vcc≤ +35 V)	Regline	-	10	20	mV
Load Regulation (0 mA ≤ lL≤ 20 mA)	Regload	-	20	50	mV
Temperature Stability	ΔVref/ΔT	-	20	-	mV
Total Output Variation Includes Line and Load Regulation over Temperature	ΔVref	4.95	-	5.25	Vdc
Short Circuit Current (Vref = 0 V,TJ = +25oC)	Isc	-	80	100	mA
Output Noise Voltage (10 Hz ≤ f ≤ 10 kHz, TJ = +25oC)	Vn	-	40	200	uV _{rms}
Long Term Stability (TJ = +125oC) (Note 4)	S	-	20	50	mV/khr
OSCILLATOR SECTION (Note 5, unless otherwise noted.)		•		•	
Initial Accuracy (TJ = +25oC)		-	±2.0	±6.0	%
Frequency Stability with Voltage	∆fosc	<u> </u>	±1.0	±2.0	%
(+8.0 V ≤ V CC≤ +35 V)	DVCC				
Frequency Stability with Temperature	<u>∆fosc</u> DT	-	±0.3	-	%
Minimum Frequency (R _T = 150 k Ω , CT = 0.2 uF)	fmin	-	50	-	Hz
Maximum Frequency (R _T = 2.0 kΩ, CT = 1.0 nF)	f _{max}	400	-	-	kHz
Current Mirror (I _{RT} = 2.0 mA)		1.7	2.0	2.2	mA
Clock Amplitude		3.0	3.5	-	V
Clock Width (TJ = +25oC)		0.3	0.5	1.0	us
Sync Threshold		1.2	2.0	2.8	V
Sync Input Current (Sync Voltage = +3.5 V)		-	1.0	2.5	mA
ERROR AMPLIFIER SECTION (Vcm = +5.1 V)	<u>.</u>			•	•
Input Offset Voltage	Vio	-	2.0	10	mV
Input Bias Current	lıB	-	1.0	10	uA
Input Offset Current	lio	_	-	1.0	uA
DC Open Loop Gain (RL之 10 MΩ)	AVOL	60	75	-	dB
Low Level Output Voltage	Vol	-	0.2	0.5	V
High Level Output Voltage	Voн	3.8	5.6	-	V
Common Mode Rejection Ratio (+1.5 V ≤ Vcм≤ +5.2 V)	CMRR	60	75	-	dB
Power Supply Rejection Ratio (+8.0 V ≤ VCC≤ +35 V)	PSRR	50	60	-	dB
PWM COMPARATOR SECTION		•	•		•
Minimum Duty Cycle	DCmin	-	-	0	%
Maximum Duty Cycle	DC _{max}	45	49	-	%
Input Threshold, Zero Duty Cycle (Note 5)	Vth	0.6	0.9	-	V
Input Threshold, Maximum Duty Cycle (Note 5)	Vth	-	3.3	3.6	V
Input Bias Current	lів	<u> </u> -	0.05	1.0	uA

^{3.} $T_{low} = 00$ $T_{high} = +7000$

^{4.} Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.

^{5.} Tested at f_{osc} = 40 kHz (R_T = 3.6 k Ω , CT = 0.01 uF, RD = 0 Ω).



ELECTRICAL CHARACTERISTICS (continued)

Characteristics	Symbol	Min	Тур	Max	Unit
OFT-START SECTION					
Soft-Start Current (Vshutdown = 0 V)		25	50	80	uA
Soft-Start Voltage (Vshutdown = 2.0 V)		-	0.4	0.6	V
Shutdown Input Current (Vshutdown = 2.5 V)		-	0.4	1.0	mA
UTPUT DRIVERS (Each Output, Vcc = +20 V)					
Output Low Level (Isink = 20 mA) (Isink = 100 mA)	VoL	_ _	0.2 1.0	0.4 2.0	V
Output High Level (Isource = 20 mA) (Isource = 100 mA)	Vон	18 17	19 18	-	V
Under Voltage Lockout (V8 and V9 = High)	VUL	6.0	7.0	8.0	V
Collector Leakage, Vc = +35 V (Note 6)	IC(leak)	-	-	200	uA
Rise Time (C _L = 1.0 nF, T _J = 25oC)	tr	-	100	600	ns
Fall Time (C _L = 1.0 nF, T _J = 25oC)	tf	-	50	300	ns
Shutdown Delay (VDS = +3.0 V, CS = 0, TJ = +25oC)	tds	-	0.2	0.5	us
Supply Current (Vcc = +35 V)	Icc	-	14	20	mA

^{6.} Applies to SG3525 only, due to polarity of output pulses.





Figure 2. Lab Test Fixture









Figure 3. Oscillator Charge Time versus $\,$ RT Time versus $\,$ RD

Figure 4. Oscillator Discharge







Figure 5. Error Amplifier Open Loop Frequency Response

Figure 6. Output Saturaton Characteristics






Figure 7. Oscillator Schematic Amplifier Schematic

Figure 8. Error








Figure 9. Output Circuit (1/2 Circuit Shown)




Forsingle-endedsupplies, the driver outputs are grounded. The Vc terminal is switched to ground by the totem-pole sourcetransistors on alternateos dilator cycles.

Figure 10. Single-Ended Supply




The low source impedance of the output drivers provides rapid charging of power FET input capacitance while minimizing external components.

Figure 12. Driving Power FETS



Inconventional push-pull bipolar designs, forward based rive is controlled by R1-R3. Rapid turn-off times for the power devices are achieved with speed-upcapacitors C1. and C2.

Figure 11. Push-Pull Configuration



Low power transformers can be driven directly by the SG3525. Automatic reset occurs during deadtime, when both ends of the primary winding are switched to ground.

Figure 13. Driving Transformers in a Half-Bridge Configuration