


## General Description

The TDA2050 is a monolithic integrated circuit in Pentawatt package, intended for use as an audio class AB audio amplifier. Thanks to its high power capability the TDA2050 is able to provide up to 35W true rms power into 4 ohm load @THD=10%, VS =18V, f=1KHz and up to 32W into 8ohm load @THD=10%, VS =22V, f=1KHz. Moreover, the TDA 2050 delivers typically 50W music power into 4 ohm load over 1 sec at VS=22.5V, f=1KHz.

The high power and very low harmonic and cross-over distortion (THD=0.05%typ, @VS =22V, PO=0.1 to 15W, RL=8ohm, f=100Hz to 15KHz) make the device most suitable for both HiFi and high class TV sets.

## General Description


- High Output Power(40W Music Power lec 268.3 Rules )High Operating Supply Voltage (50V)
- Single Or Split Supply Operations
- Very Low Distortion
- Short Circuit Protection (Out To Gnd)
- Thermal Shutdown




## Order Information

Product Model	Package Type	Marking	Packing	Packing Qty
TDA2050A	TO-220-5L	TDA2050A	Tube	1000/Box
TDA2050A	TO-263-5L	TDA2050A	Tape	500/Reel


## PIN CONNECTION (Top view)



## SCHEMATIC DIAGRAM



## TEST AND APPLICATION CIRCUIT



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
VS	Supply Voltage	±25	V
Vi	Input Voltage	VS	
Vi	Differential Input Voltage	±15	V
IO	Output Peak Current (internally limited)	5	A
Ptot	Power Dissipation TCASE =75。 C	25	W
Tstg,Tj	Storage and Junction Temperature	-40 to 150	。 C
TL	Lead Temperature(Soldering,10 seconds)	245	。 C

## THERMAL DATA

Symb ol	Description	Value	Unit
Rthj-case	Thermal Resistance junction-case	Max 3	。 CN

## ELECTRICAL CHARACTERISTICS

(Refer to the Test Circuit,  $V_S = \pm 18V$ ,  $T_{amb} = 25^\circ C$ ,  $f = 1\text{ kHz}$ ; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
VS	Supply Voltage Range		$\pm 4.5$		$\pm 25$	V
Id	Quiescent Drain Current	$V_S = \pm 4.5V$		30	50	mA
		$V_S = \pm 25V$		55	90	mA
Ib	Input Bias Current	$V_S = \pm 22V$		0.1	0.5	$\mu A$
VOS	Input Offset Voltage	$V_S = \pm 22V$			$\pm 15$	mV
IOS	Input Offset Current	$V_S = \pm 22V$			$\pm 200$	nA
PO	RMS Output Power	d = 0.5% RL = 4 $\Omega$ RL = 8 $\Omega$ $V_S = \pm 22V$ RL = 8 $\Omega$	24	28 18		W W W
		d = 10% RL = 4 $\Omega$ RL = 8 $\Omega$ $V_S = \pm 22V$ RL = 8 $\Omega$		35 22 32		W W W
		Music Power IEC268.3 RULES		50		W
d	Total Harmonic Distortion	RL = 4 $\Omega$ f = 1kHz, $P_o = 0.1$ to 24W f = 100Hz to 10kHz, $P_o = 0.1$ to 18W		0.03	0.5 0.5	% %
		$V_S = \pm 22V$ RL = 8 $\Omega$ f = 1kHz, $P_o = 0.1$ to 20W f = 100Hz to 10kHz, $P_o = 0.1$ to 15W		0.02	0.5	% %
SR	Slew Rate		5	8		V/ $\mu s$
GV	Open Loop Voltage Gain			80		dB
GV	Closed Loop Voltage Gain		30	30.5	31	dB
BW	Power Bandwidth(-3dB)	RL = 4 $\Omega$ $V_i = 200mV$		20 to 80,000		Hz
eN	Total Input Noise	curve A B = 22Hz to 22kHz		4 5	10	$\mu V$ $\mu V$
Ri	Input Resistance (pin 1)		500			k $\Omega$
SVR	Supply Voltage Rejection	$R_S = 22k\Omega$ ; f = 100Hz; Vripple = 0.5Vrms		45		dB
$\eta$	Efficiency	$P_o = 28W$ ; RL = 4 $\Omega$		65		%
		$P_o = 25W$ ; RL = 8 $\Omega$ ; $V_S = \pm 22V$		67		%
Tsd-	Thermal Shut-down Junction Temperature			150		$^\circ C$

Figure 1: Split Supply Typical Application Circuit





Figure 2: P.C.Board and Components Layout of the Circuit of Fig.1(1:1)



## SPLIT SUPPLY APPLICATION SUGGESTIONS

The recommended values of the external components are those shown on the application circuit of fig.2. Different values can be used. The following table can help the designer.

Component	Recommended Value	Purpose	Larger than Recommended Value	Smaller than Recommended Value
R1	22kΩ	Input Impedance	Increase of Input impedance	Decrease of Input Impedance
R2	680	Feedback Resistor	Decrease of Gain (*)	Increase of Gain
R3	22k		Increase of Gain	Decrease of Gain (*)
R4	2.2	Frequency Stability	Danger of Oscillations	
C1	1μF	Input Decoupling DC		Higher Low-frequency cut-off
C2	22μF	Inverting Input DC Decoupling	Increase of Switch ON/OFF Noise	Higher Low-frequency cut-off
C3 C4	100nF	Supply Voltage Bypass		Danger of Oscillations
C5 C6	220μF	Supply Voltage Bypass		Danger of Oscillations
C7	0.47μF	Frequency Stability		Danger of Oscillations

(\*)The gain must be higher than 24dB

## PRINTED CIRCUIT BOARD

The layout shown in fig.2 should be adopted by the designers. If different layouts are used, the ground points of input 1 and input 2 must be well decoupled from the ground return of the output in which a high current flows.

**Figure 3: Single Supply Typical Application Circuit**





Figure 4: P.C. Board and Components Layout of the Circuit of Fig.3 (1:1)



## SINGLE SUPPLY APPLICATION SUGGESTIONS

The recommended values of the external components are those shown on the application circuit of fig.3. Different values can be used. The following table can help the designer

Component	Recommended Value	Purpose	Larger than Recommended Value	Smaller than Recommended Value
<b>R1,R2,R3</b>	22KQ	Biasing Resistor		
<b>R4</b>	22KQ	Feedback Resistors	Increase of Gain	Decrease of Gain (*)
<b>R5</b>	680		Decrease of Gain (*)	Increase of Gain
R6	2.2	Frequency Stability	Danger of Oscillations	
C1	2.2 $\mu$ F	Input Decoupling DC		Higher Low-frequency cut-off
C2	100 $\mu$ F	Supply Voltage Rejection	Worse Turn-off Transient Worse Turn-on Delay	
C3	1000 $\mu$ F	Supply Voltage Bypass		Danger of Oscillations Worse of Turn-off Transient
C4	22 $\mu$ F	Inverting Input DC Decoupling	Increase of Switching ON/OFF	Higher Low-frequency cut-off
C5	100nF	Supply Voltage Bypass		Danger of Oscillations
C6	0.47 $\mu$ F	Frequency Stability		Danger of Oscillations
C7	1000 $\mu$ F	Output DC Decoupling		Higher Low-frequency cut-off

(\*)The gain must be higher than 24dB

### NOTE

If the supply voltage is lower than 40V and the load is 8ohm(or more)a lower value of C2 can be used (i.e.22 $\mu$ F).C7 can be larger than 1000uF only if the supply voltage does not exceed 40V.

## **TYPICAL CHARACTERISTICS (Split Supply Test Circuit unless otherwise specified)**






Figure 5: Output Power vs. Supply Voltage




Figure 6: Distortion vs. Output Power






Figure 9: Distortion vs. Frequency




Figure 10: Distortion vs. Frequency






Figure 11: Quiescent Current vs. Supply Voltage




Figure 12: Supply Voltage Rejection vs. Frequency




Figure 13: Supply Voltage Rejection vs. Frequency (Single supply) for Different values of C2 (circuit of fig. 3)




Figure 14: Supply Voltage Rejection vs. Frequency (Single supply) for Different values of C2 (circuit of fig. 3)




Figure 15: Total Power Dissipation and Efficiency vs. Output Power




Figure 16: Total Power Dissipation and Efficiency vs. Output Power

## SHORT CIRCUIT PROTECTION

The TDA2050 has an original circuit which limits the current of the output transistors. The maximum output current is a function of the collector emitter voltage; hence the output transistors work within their safe operating area. This function can therefore be considered as being peak power limiting rather than simple current limiting.

It reduces the possibility that the device gets damaged during an accidental short circuit from AC output to ground.

## THERMAL SHUTDOWN

The presence of a thermal limiting circuit offers the following advantages:

- 1) An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily tolerated since the  $T_j$  cannot be higher than  $150^\circ\text{C}$ .
- 2) The heat sink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature. If for any reason, the junction temperature increases up to  $150^\circ\text{C}$ , the thermal shutdown simply reduces the power dissipation and the current consumption.

The maximum allowable power dissipation depends upon the thermal resistance junction-ambient. Fig. 17 shows this dissippable power as a function of ambient temperature for different thermal resistance.




Figure 17: Maximum Allowable Power Dissipation vs. Ambient Temperature

## MOUNTING INSTRUCTIONS

The power dissipated in the circuit must be removed by adding an external heat sink.

Thanks to the PENTAWATT package, the heat sink mounting operation is very simple, a screw or a compression spring (clip) being sufficient. Between the heat sink and the package it is better to insert a layer of silicon grease, to optimize the thermal contact; no electrical isolation is needed between the two surfaces. Fig. 18 shows an example of heat sink.

## Dimension suggestion

The following table shows the length that the heat sink in fig. 18 must have for several values of  $P_{tot}$  and  $R_{th}$




Figure 18:Example of heat-sink

## APPENDIX A

### A.1 -MUSIC POWER CONCEPT

MUSIC POWER is(according to the IEC clauses n.268-3 of Jan 83)the maximum power which the amplifier is capable of producing across the rated load resistance(regardless of non linearity)1 sec after the application of a sinusoidal input signal of frequency 1 KHz.

According to this definition our method of measurement comprises the following steps:

Set the voltage supply at the maximum operating value;

-Apply a input signal in the form of a 1KHz tone burst of 1 sec duration:the repetition period of the signal pulses is 60 sec;

Put (W)	12	8	6
Lenght of heat sink (mm)	60	40	30
Rm of heat sink (° CM	4.2	6.2	8.3

-The output voltage is measured 1 sec from the start of the pulse

-Increase the input voltage until the output signal shows a THD=10%;

-The music power is then  $V_2 \text{ out}/RL$ ,where  $V_{out}$  is the output voltage measured in the condition of point 4 and  $RL$  is the rated load impedance;

The target of this method is to avoid excessive dissipation in the amplifier.

### A.2 -INSTANTANEOUS POWER

Another power measurement(MAXIMUM INSTANTANEOUS OUTPUT POWER)was proposed by IEC in 1988(IEC publication 268-3 subclause 19.A).

We give here only a brief extract of the concept,and a circuit useful for the measurement.The supply voltage is set at the maximum operating value.

The **test signal consists of a sinusoidal signal whose frequency is 20 Hz,to which are added alternate positive and negative pulses of 50  $\mu$ s duration and 500 Hz repetition rate.**The amplitude of the 20 Hz signal is chosen to drive the amplifier to its voltage clipping limits,while the amplitude of the pulses takes the amplifier alternately into its current-overload limits

A circuit for generating the test signal is given in fig.19.


The load network consists of a 40 xF capacitor, in series with a 1 ohm resistor. The capacitor limits the current due to the 20 Hz signal to a low value, whereas for the short pulses the effective load impedance is of the order of 1 ohm, and a high output current is produced.

Using this signal and load network the measurement may be made without causing excessive dissipation in the amplifier. The dissipation in the 1 ohm resistor is much lower than a rated output power of the amplifier, because the duty-cycle of the high output current is low.

By feeding the amplifier output voltage to the Xplates of an oscilloscope, and the voltage across the 1 ohm resistor (representing the output current) to the Y=plates, it is possible to read on the display the value of the maximum instantaneous output power.

The result of this test applied at the TDA 2050 is:  
PEAK POWER=100W typ


**Figure 19: Test circuit for peak power measurement**



(\*)FOUR 18uF 65U DC POLYESTER CAPACITDRS IN PARALLEL



## Physical Dimensions

T0-220-5L



Dimensions In Millimeters(TO220-5L)															
Symbol:	A	A1	B	C	C1	D	E	F	L1	L2	L3	L4	a	b	e
Min:	4.45	1.22	10	8.45	6.10	0.32	4.24	8.24	15.45	17.65	3.00	2.64	0.76	1.70	2.67
Max:	4.62	1.32	10.4	8.95	6.60	0.42	4.70	8.70	16.25	18.25	3.85	2.84	1.02	BSC	TYP

(2) TO2



swia		ow	MAR	N	non	
	4.45	45	40	0173	r	1
		127	132	3048	0.as0	
A'				0.00		2006
	01		092	4		
E	478		67G	0.015		em
期		8.70	009		3.343	230
C		4	10.39	3	2.400	43t
	4.43	131			4.40	0415
	6.61	6.86		1264	0276	0.200
		1.70850			086785	
			14.			6.569
			127			eAe0
		190			6370	
		247HLT			0L TF	
□		*0			4*EF	
L4		0.70			60	
	a7	2	13	a842	0047	
R			3.76			1A00
		7*			F	
81		3			3	
	P*		13			
		3			3	
e	0			3004	4.807	in

NOTES:  
1. ALL DIMENSIONS REFER TO JEDEC STANDARD TO-263.00 NOT NCLUDE WCLD FLASH OR PROTRUSONS.